In many designs a large portion of path delay faults is not robustly testable. In this paper, we investigate testing strategies for robustly untestable faults. We show that the quality of non-robust tests may be very poor in detecting small defects caused by manufacturing process variation. We demonstrate that better quality non-robust tests can be obtained by including timing information into the process of test generation. A good non-robust test can tolerate larger timing variations on the o -inputs. We also show that not all non-robustly untestable path delay faults may be ignored in high quality delay testing. Functional sensitizable paths are non-robustly untestable but, under some faulty conditions, may degrade the performance of the circuit. However, up till now, there was no strategy for generating tests for such faults.
Introduction
The objective of delay testing is to detect timing defects which could degrade the circuit's performance. Two fault models are commonly used for timing defects: the gate delay fault model 24, 25] and the path delay fault model 16, 22, 17] . The path delay fault model assumes that the propagation delay of a target path exceeds the clock period while the gate delay fault model assumes that the propagation delay of a gate/node exceeds its speci ed limit. There are pros and cons for both models and they have been discussed in many articles (e.g., 11]) and will not be repeated here. In this paper, we use the path delay fault model.
In order to test a path for timing defects an input vector pair V = hv 1 ; v 2 i needs to be applied. The rst vector initializes the circuit, while the second causes the desired transitions. After a clock period from the time when the second input vector was applied, the values on the primary outputs are observed and compared to the prestored response of a fault free circuit to determine if there is a defect.
Path Delay Fault Classi cation. There are two conditions that can be imposed on tests for path delay faults: the robust (R) condition and the non-robust (NR) condition. A robust test 22, 17] guarantees the detection of a fault on the target path regardless of the delays on all other signals in the circuit. Results reported in 17] and 6] show that for many benchmark and industrial circuits a large number of faults does not have any robust test. These faults are called robustly untestable faults. In Table 1 we cite the results reported in 6] for ISCAS 85 benchmark circuits and some industrial circuits. The number of robustly untestable faults is shown in column 3. The non-robust condition is less stringent than the robust condition. A non-robust test will detect delay defects in the target path if the arrival times of all o -input signals (an on-input is a connection between two gates in the path, while an o -input is a connection to a gate in the path but it does not belong to the path) are not late. However, if any of them is late, the test may become invalid. Faults that do not have any non-robust test are called non-robustly untestable. The results for benchmark and industrial circuits reported in 6] (column 4 of The question whether or not all of the non-robustly untestable faults need to be tested, has been addressed in 3]. It was shown that some of the non-robustly untestable paths should be tested and some need not be. A path does not need to be tested if it never determines the circuit's performance considering all possible timing defects. Such a path is called functional unsensitizable (FUS) or functional redundant path (FR). A su cient condition for functional redundant faults and an e cient algorithm for identifying them were presented in 3]. Functional sensitizable (FS) paths 3, 8, 9, 23] are untestable under the non-robust condition but may a ect the performance of the circuit and therefore should be tested. Robust, non-robust and functional sensitizable faults make up the class of functional irredundant faults (FIRR). Even though the set of non-robust faults, as de ned in previous literature 17] is a superset of the set of robust faults, from now on in this paper, under nonrobust path delay faults we will assume only the set of robustly untestable but non-robustly testable faults. However, we refer to the set of non-robustly untestable faults as earlier de ned. Also, even though the set of functional sensitizable faults, as de ned in 3, 8, 9, 23] is a superset of the set of non-robust faults, under functional sensitizable path delay faults, in this paper, we will assume only the non-robustly untestable but functionally sensitizable faults. Figure 1 shows the classi cation of path delay faults used in this paper. To achieve high quality delay testing, the problem of the test sets generated under existing testing conditions not being able to detect some of the timing defects has to be dealt with.
Prior Work. Synthesis for robust delay testability 21, 4, 5, 19, 13, 7, 1] is one possible solution. Research in this direction attempts to synthesize a circuit such that every path is robustly testable. However, synthesizing a 100% robustly testable circuit usually requires more logic and/or more primary inputs. Therefore, it may not be a feasible solution for certain designs. Also, most of the time, resynthesis for testability degrades the performance of the designs and, therefore, may not be acceptable for many high performance designs.
Contributions. In this paper, we attempt to solve the above problem by test generation.
Our objective is to generate a high quality test for a path delay fault under the most stringent condition under which a test exists. To implement this strategy, we need to develop test generation methods for non-robust and functional sensitizable paths:
A non-robustly testable path often can be tested with many di erent non-robust (NR) tests. In this paper, we show that some non-robust tests have a higher quality than the others. Existing methods for non-robust test generation cannot di erentiate these tests. We show that higher quality non-robust tests can be generated by including timing information into the test derivation process and we present an algorithm for generating high quality non-robust tests. We introduce a metric, called robustness for a non-robust test and we use it to measure how far a given NR test is from a robust test. For each non-robustly testable fault, we attempt to generate a non-robust test which is closer to a robust test.
A non-robust test for a given target path becomes invalid if certain other paths are defective. If we can robustly test those faults that may invalidate the non-robust test for the target path, that non-robust test along with the robust tests for the o -paths forms a validatable non-robust test (VNR) for the target fault 20]. The validatable nonrobust tests guarantee to detect a fault and therefore, should be used for non-robustly testable paths whenever they exist. There has been no method proposed for automatic generation of such tests. In this paper, we present an algorithm for generating tests for VNR paths.
Functional sensitizable faults have been addressed in 3, 8, 9, 23] . However, no practical strategy has been proposed for testing such faults for multilevel circuit representations. In this paper, we devise an algorithm for generating test vectors for functional sensitizable paths.
The paper is organized as follows. In section 2 we describe an experiment designed to compare the e ectiveness of di erent test sets in detecting delay defects. Section 3 contains all the necessary de nitions. Generation of high quality non-robust tests is addressed in section 4 while section 5 deals with test generation for functional sensitizable faults. Section 6 shows the experimental results. Section 7 concludes the paper.
An Experiment
To give a clear motivation for this work, we designed and conducted an experiment for evaluating the quality of delay testing using existing testing strategies.
De nitions. In this work we consider only circuits with AND, NAND, OR, NOR and NOT gates, i.e., complex gates, as XOR and XNOR, are assumed to be represented using these simple gates. An input to a gate is said to have a controlling value (denoted as cv) if it determines the value of the gate's output regardless of the values on the other fanins to the same gate. If the value on some input is a complement of the controlling value, the input is said to have a non-controlling value (denoted as ncv). For example, in the case of an AND or NAND gate, the controlling value is 0 and the non-controlling value is 1, while for an OR or NOR gate the controlling value is 1 and the non-controlling value is 0. We de ne sensitization using the exact sensitization criterion 10]. Hence, we say that a vector pair sensitizes a path if and only if each on-input is either the earliest controlling input or it is the latest non-controlling input with all its o -inputs being non-controlling too.
Given a logic circuit C, each gate and connection of C is associated with a propagation delay (which can be a number or a range). An implementation of C that has the same circuit structure as C but may have di erent propagation delays at signals is referred to as an instance F of C. The presence of di erent propagation delays will result in di erent instances and they can be considered as models for di erent manufactured chips. Given a logic design, those instances that do not have any sensitizable path longer than the clock period are referred to as good instances. Otherwise, they are delay-defective instances. The instance with nominal delays on the signals is called a fault free instance.
Experiment Description. To mimic the manufacturing process variation in our experiment, for each logic circuit under test we generated a large number of instances. These instances were then used for delay testing. All generated instances for one circuit di ered only in the propagation delays on the signals.
In our experiments, the nominal propagation delay for each signal and each gate was given. We assumed that the propagation delay at each signal was a random variable of a normal distribution. The mean was the given nominal propagation delay and the standard deviation was also given. We used a random number generator (for a normal distribution of a given mean and standard deviation) to generate the propagation delay for each signal.
For each generated instance, we used a timing analyzer 2] to identify the longest sensitizable path and to calculate the propagation delay along that path. This number was referred to as the delay of an instance. Curve (a) in Figure 2 shows the distribution of the delays for 8,000 generated instances for circuit c880. The nominal propagation delay at each signal for c880 was obtained from 18] and the standard deviation of the propagation delay at each signal was assumed to be 1/6 of the nominal propagation delay (i.e., 3 was equal to 50% of the mean). The nominal propagation delay of the longest sensitizable path in c880 was 46.8 nanoseconds(ns). Based on this result, to give a reasonable safety margin for the design, we chose a clock period of 55 ns. None of the 8,000 instances in Figure 2 (a) had a delay longer than this clock period. We then generated another 8,000 instances: 4,000 instances assuming a 10% shift in the nominal delay at each signal and 4,000 instances with a 30% shift at a small, randomly chosen, subset of signals to re ect the worst case process. In other words, the mean of the propagation delay at each signal or at some signals in this second set of 8,000 instances was chosen to be higher than the given nominal propagation delay. Curve (b) in Figure 2 shows the distribution of the delays of the longest sensitizable paths for such generated instances of c880. The timing analyzer reported 601 instances having sensitizable paths longer then 55 ns and thus, being delay-defective. Figure 2 : Distribution of longest sensitizable path delays for 8,000 instances generated for c880 when the value of the mean for each signal was (a) equal to the given nominal delay, (b) higher than the nominal delay.
Next, we wanted to see how the delay test sequences generated under di erent sensitization conditions (i.e., robust, non-robust, etc.) perform in detecting these delay-defective instances. The nominal delay of the longest sensitizable path of c880 was 46.8 ns. For test generation, we have only considered those paths whose nominal propagation delay was longer than 38.8 ns. There were 2441 such paths: 2050 robust testable, 137 non-robust testable, 189 functional sensitizable and 65 functional redundant. We prepared three sets of test sequences for these selected path delay faults: (1) robust tests for all robustly testable paths, (2) non-robust tests for all robustly and non-robustly testable paths and (3) robust test for robustly testable paths plus non-robust tests for the non-robustly testable paths. As shown in Table 2 Then, we used a multiple-delay logic simulator that accepts externally supplied gate/signal propagation delays to simulate these test sets. During simulation of a twopattern test for an instance, all signals under the rst vector were stabilized before the second vector was applied. The outputs were observed 55 ns later and the observed values were compared with the expected values to determine if a delay-defective instance was detected by the test set. Table 2 shows the number of test vector pairs in each test set and the number of detected instances (out of 601 delay-defective instances).
None of the applied test sets detected all delay-defective instances. Even the last test set, which is the best set under the existing test strategy, missed a signi cant portion of delay-defective instances. There are three reasons for this: (i) The non-robust tests for the non-robustly testable paths may have been invalidated by defects on other paths. This phenomenon can be observed by comparing the results of the "Robust" test set and the "NonRobust" test set since the later missed several delay-defective chips which were detected by the "Robust" test set. This problem and a possible solution for it is one of the topics of this research. (ii) Some of the 254 non-robustly untestable paths may have still a ected the circuit's performance. Timing defects on these paths were not targeted and, thus, might have stayed undetected. These are the functional sensitizable paths and test generation for them is, therefore, necessary. The test generation for functional sensitizable paths is another topic of this paper. (iii) We have only considered long paths for test generation. Therefore, a faulty short path may not have been detected. However, for this particular experiment, very few instances were missed due to this reason.
De nitions
For a given path delay fault, the condition under which it is being tested (robust, nonrobust, functional sensitizable) depends on the applied input vector pair and on the transitions it produces on the path's on-and o -inputs. A transition in which the value of some input changes from the controlling to the non-controlling value is denoted cv!ncv and similarly, we have a ncv!cv transition.
For some input vector pair V = hv 1 ; v 2 i, depending on the transitions produced on the on-input and its corresponding o -inputs, the o -inputs that might appear in the target path can be divided into four categories: robust, non-robust, functional sensitizable and functional unsensitizable o -inputs. The de nitions of the various types of o -inputs are given in Table 3 Example 1 Let an AND gate with two inputs, a and b as shown in Figure 3 , be part of our target path P (input a is the on-input and input b is the o -input). In this paper, value S0 (S1) on some signal s denotes a stable 0 (1) The types of o -inputs which appear in a given path when a test is applied, determine the condition under which the path is being tested. For example, if in a given target path, for a given input vector pair, all of the o -inputs are robust we say that the path is being tested under the robust condition. If besides robust o -inputs there are also some non-robust o -inputs but there are no functional sensitizable or functional unsensitizable o -inputs, the path is being tested under the non-robust condition. A path is tested under a functional sensitization condition if, for a given input vector pair, besides robust and nonrobust oinputs there are also some functional sensitizable o -inputs and there are no functional unsensitizable o -inputs. A functional redundant path, under all possible input vector pairs, has at least one functional unsensitizable o -input.
We have a good knowledge about robustly testable paths since they have been the target of most delay testing research. A two pattern test V = hv 1 ; v 2 i is a non-robust test for a path delay fault if and only if (1) it launches the required transition at the root of the path, (2) under vector v 2 all of the path's o -inputs settle at non-controlling values and (3) there is at least one o -input that has a cv!ncv transition when the on-input has a ncv!cv transition.
As discussed earlier, a non-robust test may become invalid if any non-robust o -input is late and high quality test generation for these faults requires special caution.
The following de nitions are needed because we use timing information to guide the test generation process for non-robust tests with high robustness and for functional sensitizable De nition 2 For a given o -input g and its corresponding on-input f, the di erence AT(f; v 2 ) ? AT(g; v 2 ) is called slack of the o -input g. De nition 3 If a given path, for a given vector pair, can be sensitized it is called true path and if it cannot, it is said to be false.
A path which is false in the fault free instance might become true for some faulty instances. We say that a path is functional sensitizable if, under vector v 2 (1) all of its o -inputs settle to their non-controlling values when the corresponding on-input has a non-controlling value and (2) at least one o -input in the entire path settles to a controlling value when the corresponding on-input has a controlling value. For a given instance, an FS path will be a false path if for all possible input vector pairs that functionally sensitize the given FS path the arrival time of any of its FS o -inputs is earlier than the arrival time of the corresponding on-input. However, if the arrival times of FS o -inputs are late, the FS path might become a true path and determine the circuit's timing behavior.
Example 2 Consider the circuit given in Figure 4 . In this circuit the only robustly and non-robustly untestable path delay faults are fadgh, risingg, fbceh,risingg, fafh, fallingg and fbfh, fallingg. The rst two delay faults are functionally redundant and according to what was said earlier, they can never determine the circuit's performance and do not need to be tested. The last two are functional sensitizable faults. The vector pair shown in the gure functionally sensitizes both paths. Suppose our target fault is fafh, fallingg. We say that path fbfh, fallingg is associated with the target path. The necessary condition to detect a fault on the target path is that the functional sensitizable o -input b is also late. In other words, the fault e ect on a functional sensitizable target path can only be observed in the presence of multiple delay faults 9].
2
Since the detection of a fault on an FS path is a function of the delays on some of the signals in the rest of the circuit, for the same target path, di erent FS tests have a di erent probability of detecting the defect. We are interested in generating an FS test which has the highest probability of detecting a fault on the target FS path.
In the following section we give an outline of our test generation methodology for high quality non-robust test. We introduce robustness as our metric for guiding the test derivation process and we also present an algorithm for generating validatable non-robust tests.
Generation of High Quality Non-Robust Tests
A non-robustly testable path under any test vector pair has at least one non-robust oinput while the rest are robust o -inputs ( Table 3 ). The number of non-robust o -inputs for a given target path can be di erent for di erent non-robust tests. Since we are interested in generating non-robust tests that are more robust, one of our objectives is to nd a test with minimal number of non-robust o -inputs for a given target path. Also, two non-robust tests with the same number of non-robust o -inputs can have di erent quality with respect to their e ectiveness in detecting defects.
De nition 4 Let g 1 ; g 2 ; : : :; g n denote the non-robust o -inputs under a given vector pair V , and let s 1 ; s 2 ; : : : ; s n denote the slacks of those non-robust o -inputs. Then the slack of the non-robust test V is de ned as min i=1;:::;n fs i g.
Among all non-robust tests for a given path, our goal is to nd a non-robust test V that has the maximum slack. The reason for this is the following: if the slack at the non-robust o -inputs is larger, the probability that the non-robust o -input transition masks the oninput transition is lower. A non-robust test with a larger slack can tolerate larger timing variations at the non-robust o -inputs. For delay defects caused by process variation, the slack of a non-robust test should be closely related to the probability of fault masking at the non-robust o -inputs. The robustness of a non-robust test is de ned as its slack. The higher the robustness, the lower the probability of the test being invalidated. The robustness ranges from ?1 to 1. The robustness of a robust test is de ned as 1, while robustness of a vector pair which is neither a robust nor a non-robust test is de ned as ?1. 
Algorithm for generating non-robust tests with high robustness
A brief summary of our algorithm is given in Figure 8 . In the following, we explain the details of the algorithm and give a step-by-step example.
Step 1: To non-robustly test a path delay fault, all of the o -inputs must have a noncontrolling value under vector v 2 and a transition must be created at the source of the path under test V . These requirements have to be satis ed by any test vector and they are called mandatory assignments 11]. Hence, in the rst step we nd all mandatory assignments and their implications 14].
We then compute the earliest arrival time of each signal restricted to these mandatory assignments. Notice that given a Set of Mandatory Assignments (SMA), certain input vector pairs may produce values that violate the given assignments at some signals. The earliest arrival time at signal f under a given SMA is de ned as the earliest arrival time at f among all vector pairs not violating the SMA.
Example 3 Consider the circuit given in Figure 6 . The target path is shown in bold face. De nition 5 For a non-robustly testable path, the o -inputs whose corresponding on-input has a ncv!cv value are called NR candidate o -inputs.
Step 2: We identify all NR candidate o -inputs for the target path and we attempt to convert them (one at a time) into robust o -inputs by assigning a stable non-controlling value to them. The order of processing of the NR candidate o -inputs is determined in the following way: for each candidate, we compute the slack of the NR candidate o -input (i.e., the di erence between the arrival time of the corresponding on-input and the earliest arrival time of the transition on the NR candidate o -input). We rst try to convert the NR candidate o -input whose slack is the smallest. We do that because a non-robust o -input with a smaller slack has a higher probability of masking its on-input transition than the NR o -input with a larger value of slack. implications of this assignment cause any con icts and signal f is successfully converted into a robust o -input. Next, the earliest arrival times at signals are updated incrementally since for certain signals they may change due to the augmented set of mandatory assignments. In our example, the earliest arrival time of signal g is removed from the set since g has a stable value under the new SMA and the earliest arrival time of signal i becomes i(f) = 3ns. The slacks of the NR candidate o -inputs can now be found to be: slack(i) = 17ns and slack(k) = 20ns. Therefore, the o -input i is selected as next signal for processing. However, under the given SMA it is not possible to assign a stable non-controlling value at signal i and we continue by processing signal k. O -input k can be converted to a robust o -input by assigning a stable 0 value to primary input j. The new SMA and the earliest arrival times are shown in Figure 7 . Step 3: For the NR candidate o -inputs which cannot be converted into robust o -inputs, assigning non-robust transitions cannot be avoided under the current, partially assigned vector pair T. To minimize the probability that the on-input transition is masked by the transition at a non-robust o -input g, we try to nd a test for which the arrival time of the transition at signal g is the earliest possible. To achieve this, we use the calculated earliest arrival times to guide the justi cation process. To justify a transition at the output of a gate, we choose an input (among all inputs which could have a transition under current partial test) with the earliest arrival time and assign a transition at this input and stable non-controlling values at all other inputs. This backward justi cation process continues until the primary inputs are reached or a con ict has occurred. In the latter case, we backtrack to the last decision point and justify the transition at the input with the next earliest arrival time. This justi cation and backtracking processes are very similar to those used in a typical test generation algorithm. In this test generation process, we gradually assign values at internal signals and primary inputs. Therefore, those NR candidate o -inputs which are processed later will have a smaller search space than those that were processed rst. That is why we process the most critical NR candidate o -inputs (the ones with the smallest slack) rst.
Example 5 In the circuit in Figure 7 signal i is a NR o -input. We want to make sure that the falling transition on signal i arrives as early as possible. Since the value at signal h has to be justi ed using the calculated earliest arrival times for signals d and e we can decide that the transition on signal i will be the earliest if we assign a falling transition to signal e and stable 1 to signal d ( Figure 9 ). 2
Step 4: At the end, to obtain a completely speci ed test for logic simulation in our experiment and to minimize the number of sensitized paths associated with the NR o -inputs, we check if there are some primary inputs that do not have values assigned and we assign them so that the number of transitions at the primary inputs is minimized. In this work we do not consider test compaction. If test compaction is used this step of the algorithm can be omitted. 
Generating validatable non-robust tests
To obtain a high quality test for a non-robustly testable fault, the rst attempt should be to generate a validatable non-robust test since a VNR test is guaranteed to detect a delay defect on the target path independent of the delays on the signals in the rest of the circuit.
Example 7 Consider the circuit given in Figure 10 untestable but non-robustly testable. The test T 1 = h10; 11i is a non-robust test for path fbcef, risingg. If the partial path fbd, risingg is faulty (and, thus, path fbdf, risingg is faulty), it will invalidate the test T 1 . Test T 2 = h00; 01i shown in Figure 10 (b) is a robust test for path fbdf, risingg. If the circuit passes both tests, we can conclude that the path fbcef, risingg is fault-free. Therefore, these two tests form a validatable non-robust test for the fault fbcef, risingg.
2
There may exist many validatable non-robust tests for a given fault. We are interested in nding the set with minimal cardinality. Our algorithm for generating such a set of two pattern tests consists of several steps.
Step 1: For each non-robustly testable fault, we rst convert NR candidate o -inputs into robust o -inputs and we obtain a non-robust test T 0 with a minimal number of non-robust o -inputs. This is done using the procedure described in the previous subsection, i.e., we start with a minimally speci ed non-robust test and we convert the NR candidate o -inputs into robust o -inputs one at a time. If this conversion causes con ict we recover the previous value at that o -input (i.e., X0 or X1). We then proceed to the next NR candidate o -input and repeat the process.
Step 2: The partial test obtained after processing all NR candidate o -inputs we call a semirobust test. The semi-robust test has don't cares at some primary inputs and we specify these don't cares in such a way that the number of transitions at the primary inputs is minimized (i.e., a X1 is speci ed as 11, X0 is speci ed as 00, and XX as 00 or 11). We denote the nal non-robust test as T. The implications of T are then performed.
Step 3: Next, we examine the non-robust o -inputs and identify the paths that need to be robustly tested to validate T.
Example 8 Suppose that the target path is fh 1 ; f 1 ; h 2 ; f 2 ; : : : ; h n g where h 1 is a primary input and h n is a primary output, and f i denotes the on-input feeding gate h i+1 ( Figure 11 ). Suppose g i is a non-robust o -input and its corresponding on-input is f i under NR test T. We denote the partial path from g i to h n as p i . Because T is a non-robust test and g i is a non-robust o -input, T must sensitize one or more partial paths from primary inputs to g i . We denote these partial paths as q i 1 ; : : :; q im . Under T, the arrival time of the transition on g i is determined by the propagation delays of these paths. In developing test T, we minimize the number of transitions at primary inputs. Therefore, typically only a very small number of partial paths that end at a non-robust o -input is sensitized. Thus, only a small number of o -paths needs to be examined. This not only reduces the computational complexity but it also reduces the cardinality of the validatable non-robust test.
There is a possible extension of this algorithm for identifying more VNR testable paths. The condition for robustly testing the sensitized partial paths (from primary inputs to nonrobust o -inputs), can be relaxed so that they are tested under the VNR condition. However, if we adopt this extension, the following situation may occur: in generating a VNR test for path A, the VNR testability of path B is required and in generating a VNR test for path B, the VNR testability of path A is required. In this case, neither of the paths is VNR testable.
In our prototype program we did not implement this extension.
Our experimental results, presented in section 6, show that using the timing information in the process of non-robust test generation substantially improves the quality of a non-robust test. Moreover, the results have indicated that testing functional sensitizable paths could lead to further improvement of the quality of delay tests. In the following section we describe our test generation method for FS paths. We rst give an outline of our methodology to emphasize our objectives, and then we present the details of the implementation.
Test Generation for Functional Sensitizable Path Delay Faults
As stated earlier, a fault on a functional sensitizable path can, under some faulty conditions, degrade the circuit's performance and therefore, FS paths should be tested. A given FS path can have a number of di erent FS tests. If we want to select a small number of input vector pairs to test a functional sensitizable path (in this work we select only one), we should select those tests that have a higher probability of making the defects on the FS path observable.
The necessary condition to detect a defective functional sensitizable path is that all of the paths associated with its functional sensitizable o -inputs (association has been de ned in section 3, Example 2) are also defective. Hence, in general, the larger the number of FS o -inputs, the smaller the probability of detecting a defect. The number of the functional sensitizable o -inputs in a given path depends on the applied test vector pair. Therefore, one of the objectives of our test generation algorithm is to minimize the number of FS o -inputs.
Reduction of the number of FS o -inputs can be achieved by maximizing the number of o -inputs that are robust or non-robust. Still, just minimizing the number of FS o -inputs would not be a su cient guarantee for detecting the fault on an FS path. For example, an FS path can have the same number of FS o -inputs under two di erent FS tests but still, one of the two tests might have a higher probability of detecting a fault. The tests that have a higher probability of detecting a fault are those under which the FS o -inputs have a smaller slack (i.e., the nominal arrival times of the FS o -inputs should be as late as possible). This means that in order to nd an FS test which has a high probability of detecting multiple path delay faults, we need to include available timing information into the process of test generation.
De nition 6 Let g 1 ; g 2 ; : : :; g n denote the FS o -inputs under a given vector pair V , and let s 1 ; s 2 ; : : :; s n denote the slacks of those FS o -inputs. Then the slack of the FS test V is de ned as max i=1;:::;n fs i g.
Contrary to the algorithm for generating non-robust tests, presented in the previous section, in the process of generating FS tests we attempt to nd tests whose value of the slack is minimal. The slack in this case can be positive or negative. We look for a test with the most negative slack, if exists. Otherwise, we look for one with the least positive slack. Such tests can tolerate only small timing variations on their FS o -inputs and are more likely to lead to the detection of a faulty FS path.
Suppose that under some test T all paths associated with FS o -inputs are robustly testable. If we apply robust tests to cover those associated paths and the circuit passes these tests, we can conclude that the transition at the FS o -input under T will not be late. Therefore, T will not be able to detect defects on the target FS path and it does not need to be applied 8, 12] . Example 9 Consider the circuit given in Figure 12 (a). Test T 1 functionally sensitizes path P 1 . Path P 2 is associated with the FS o -input g (Figure 12(b) ). Test T 2 robustly tests path P 2 . If we apply T 2 and the circuit passes the test, we can conclude that the arrival time of the signal at FS o -input g in P 1 under test T 1 will not be late. Thus, T 1 will not be able to detect a defect in P 1 . Therefore, we do not need to include T 1 in the test set for P 1 . 2
Algorithm for generating functional sensitizable tests
To generate FS tests we need to identify the functional sensitizable paths. We perform this by eliminating functional redundant paths from the set of non-robustly untestable paths, using the algorithm and tool described in 3]. However, the algorithm in 3] uses only secondvector analysis and the identi ed set of FS paths might be pessimistic (too large). We use the algorithm from 3] since it is is very fast and can be applied to large designs. The test generation algorithm for an FS path delay fault is summarized in Figure 13 .
Step 1: Functional sensitizable paths besides robust and non-robust o -inputs have at least one FS o -input. In the process of generating NR tests the o -inputs whose corresponding on-input has a ncv!cv transition were called NR candidate o -inputs. In the context of generating tests for FS paths, here we rede ne such o -inputs.
De nition 7 The o -inputs whose corresponding on-input has a ncv!cv transition are called FS candidate o -inputs.
Step 2: During test generation FS candidate o -inputs can, depending on the transition assigned to it, become either robust, non-robust or functional sensitizable o -inputs (Table 3) . Our goal is to minimize the number of FS o -inputs. Thus, we attempt to generate a test under which the highest number of FS candidate o -inputs is either robust or non-robust. Because the transition on a non-robust o -input can mask the transition on the corresponding on-input while this can never happen in the case of a robust o -input, it is preferred that we achieve the above goal with as large number of robust o -inputs as possible. Hence, in our algorithm we process the FS o -input candidates one at a time and to each candidate we rst attempt to assign a stable non-controlling value (i.e., we try to convert it into a robust o -input). Similar to the algorithm for non-robust paths, we use the forward implication and backward justi cation process to check if the desired transition can be assigned. If the attempt to convert some FS candidate o -input into robust o -input fails, we leave its value unspeci ed and proceed with the next candidate in the list.
Step 3: After all FS o -input candidates have been processed we start over with the ones that have their transitions left unspeci ed and we attempt to convert them into non-robust o -inputs by assigning a cv!ncv transition to them.
Step 4: If the attempt to convert some FS candidate o -input into non-robust o -input fails, we assign a ncv!cv transition to the FS candidate o -input (i.e., we convert it into an FS o -input).
As it was pointed out in the outline of our methodology, the order in which we process the FS candidate o -inputs is very important for generating a good quality FS test. Therefore, we use the partial timing information available under the set of mandatory assignments and their implications to calculate the earliest arrival time of the transition on each of the FS candidate o -inputs. This information is then used for calculating the slack of each candidate. The order in which we process the candidates is determined by their slacks. We process the candidates with the larger slack rst since they are less likely to allow the propagation of the defect to the primary output and to make it observable. Therefore, it is desired for them not to be converted into FS o -inputs. On the other hand, the FS candidate o -inputs that have a smaller slack have a higher chance of sensitizing the given FS path under faulty conditions. A possible problem in ordering the candidates could arise in the case when some of the o -inputs in the given FS path have non-robust transitions assigned to them. In that case the requirement to nd a test that can at the same time tolerate large timing variations at NR o -inputs and small timing variations at FS o -inputs, is a hard task, since the fanin cones of NR and FS o -inputs may intersect. Fortunately, our results have shown that in the large majority of FS paths our procedure does not create non-robust o -inputs. Under most of the generated FS tests, there are only robust and FS o -inputs present. Each time after some FS candidate o -input has successfully been assigned a transition we update the set of mandatory assignments and their implications and recompute the slacks of the FS o -input candidates.
Step 5: After the appropriate transitions have been assigned to all FS candidate o -inputs, the nal justi cation process is done in a way which maximizes the chance that the non-robust o -input arrives as early as possible while the FS o -input arrives as late as possible. If the target path has both, non-robust and FS o -inputs, and if the fanin cones of some nonrobust and FS o -inputs intersect, the justi cation process is done so that the non-robust o -input arrives as early as possible.
To select a test under which the probability of the FS o -input arriving as late as possible is the highest, we sort the fanins to a gate whose output needs to be justi ed in a decreasing order with respect to the computed earliest arrival times (latest arriving signal is the rst in the list). If the transition which we need to justify is cv!ncv we attempt to assign the same transition to all of the fanins that could have a transition under the current, partially assigned vector pair, processing them as they appear in the fanin list. If the transition we need to justify is ncv!cv, we try to assign that transition to the fanin with the latest arrival time among all the fanins that could have a transition and a stable non-controlling value to the rest of the inputs. If during justi cation process a con ict is detected we backtrack to the last decision point and attempt the justi cation with the next fanin in the list. In order to achieve that the non-robust o -input arrives as early as possible we use a similar strategy but we order the fanins so that the earliest arriving signal is rst in the list.
Step 6: After the justi cation process is done, if there are some primary inputs that still have unassigned values, we assign them so that the number of transitions on the primary inputs is minimized.
Step 7: Finally, we check if the paths associated with the FS o -inputs were targeted by a robust test, since if they were, the robust test set would detect the defect that causes the late arrival time at the FS o -inputs. Therefore, such an FS test does not need to be applied (i.e., it cannot detect a faulty FS path).
Experimental Results
We have implemented the previously-described algorithms for generating (1) validatable non-robust tests, (2) non-robust tests with high robustness and (3) functional sensitizable tests. We use the experimental setup described in Section 2 to evaluate the quality of the generated test sets.
For each circuit under test we test a number of long functional irredundant paths. Table 4 summarizes the information about selected paths for a 2 bit adder, two ISCAS85 benchmark circuits and an MCNC benchmark nite state machine styr. Column 2 shows the delay of the longest sensitizable path 2] in the fault free instance. For the 2 bit adder we select all functional irredundant paths while for the rest of the tested circuits we select a subset of all paths according to the speci ed cut-o time (column 3). The clock period (column 4) is chosen using the information about the delay of the longest sensitizable path. The last four columns show the number of selected functional irredundant paths and the number of robust (R), non-robustly testable (NR) and functional sensitizable (FS) path delay faults in the tested circuits. As it can be seen, in c880 a very large portion of the longest paths is robustly testable while in the case of c432, most of the longest paths are functional sensitizable paths and there are no long robustly testable paths. specifying the values on primary inputs) for each path and after a two-pattern NR test is generated we randomly ll in the unspeci ed signal values with 0's and 1's. For the other NR test instead of randomly lling in the unspeci ed values we ll them such that the number of transitions at the primary inputs (and at the internal signals) for the NR test is maximized for each target path. We measure the slack of each NR test in all three non-robust test sets and the results are shown in the last three columns of Table 6 . For the 2 bit adder the average slack for randomly lled in NR test is negative. This result implies that for the fault-free instance, the desired transition cannot be created at the output because the non-robust o -inputs have transitions arriving later than the on-input transitions and will mask them. For all tested circuits our test generator drastically increases the average slacks and, thus, our test set will allow larger timing variations at the non-robust o -inputs.
As discussed in section 5, in our algorithm for generating tests for functional sensitizable faults, we try to maximize the chance of detecting a defect in the FS target path by generating test sets with as small number of FS o -inputs as possible. The results in Table 7 show that we achieve that goal for most of the tested circuits. We generate a large number of instances for each circuit. In order to generate instances that can be considered as good representatives for di erent chips in the manufacturing line, we use several strategies. In one of them, we generate 4000 instances for each of the tested circuits by assuming that the propagation delays on all signals are random variables with normal distribution of a given mean and standard deviation. We choose the mean to be 1.1 times the nominal propagation delay and the standard deviation to be 1/6 of the mean value. For some circuits (2 bit adder and styr) this strategy did not give a very good sample of faulty instances since in many of generated faulty instances the same set of paths was responsible for the defect. Therefore, we generate additional 4000 instances assuming that the propagation delays on some, randomly chosen signals are random variables with normal distribution of a given mean and standard deviation. We prespecify that a 30% of all gates and 50% of their fanins will have propagation delays di erent than nominal, and we choose a mean which is 30% above the nominal and a standard deviation as 1/6 of the mean value for those speci ed signals. In this case we achieve that a larger set of di erent path delay faults is responsible for the degradation of the circuit's performance.
We use the timing analyzer 2] to identify the delay of the longest sensitizable path in each generated instance. Instances for which this delay is longer than the clock period are considered delay-defective. We simulate the above 7 test sets for each delay-defective instance to examine whether the faulty instance can be detected or not. Table 8 shows the obtained results. The number of defective instances according to the timing analyzer for each of the tested circuits is given in the second column. The remaining columns show the number of detected defective instances for each of the seven applied test sets. As it can be seen, the number of undetected delay-defective instances decreases as the test set expands and includes, beside robust tests, tests for NR, VNR and FS paths. For example, in the case of styr the number of detected delay-defective instances with the robust test was 1811 (column 3) and it has increased to 3052 when VNR and high quality non-robust tests were added for the non-robustly testable paths (column 8). The NR test set with don't cares lled in such that the number of transitions is maximized detects 20 less instances (3032 vs. 3052) than Test set 6. Similar happens for the NR test with randomly lled in don't cares. Only when Test set 7 (which includes FS tests) is applied, the remaining delay-defective instances were detected. For c880 92% of all tested paths were robustly and non-robustly testable and the Test set 7 uncovers all but one defective instance. Even though for c880 the FS test when applied alone detects 82 faulty instances all those instances were also detected by the Test set 6. In the case of c432 the average number of FS o -inputs per path was 2.90 (Table 7) and the probability of detecting a defective FS path in this circuit was small as our results con rm. b The number of generated instances was 12000 Table 8 : Number of detected faulty instances for di erent test sets.
In the case of the 2 bit adder we have selected all irredundant paths and our analysis has shown that the longest FS path in this circuit was much shorter than the longest robustly or non-robustly testable path. That is why our strategies for generating instances, in the case of the 2 bit adder, could not create faulty instances in which an FS path would be longer than the clock period. In this case, in order to maximize the chance of creating instances with faulty FS paths, we generated additional 4000 instances by prespecifying some signals along several paths to have random delays di erent than nominal. The above observation led us to a conclusion, also pointed out in 15] , that a 100% robust testability might not be necessary for complete path delay testing. Instead, it might be enough to synthesize the circuit so that only the longest paths are either robustly testable or redundant.
Conclusions
Our results show that test sets generated under existing testability criteria cannot detect some of the timing defects. A defect on a non-robust target path will not be detected if any of the paths associated with a NR o -input is defective. We show that among all possible NR tests for a non-robustly testable path some NR tests are better than others in detecting delay defects. A good NR test can tolerate larger timing variations and its probability of being invalidated is smaller. We presented an algorithm that uses timing information to generate non-robust tests with high robustness. A validatable non-robust test, like a robust test, can guarantee detection of a path delay fault. In this paper, we also describe a method for generating VNR tests.
Generating test sets for robust and non-robust path delay faults is not su cient to cover all possible delay defects. The reason for this is that some of the robustly and non-robustly untestable path delay faults can, under some faulty conditions, be responsible for the circuit's performance degradation. Those paths are functional sensitizable paths. An FS path is false whenever any of the paths associated with its FS o -inputs is fault free. The defects on functional sensitizable paths can be detected only if multiple delay faults exist. Therefore, a special consideration has to be given to the test generation for FS paths. In this paper, for the rst time, an algorithm for generating FS tests has been developed. It is based on using the timing information to guide the test generation towards obtaining good quality FS tests.
Our experimental results have demonstrated that using non-robust tests with high robustness, together with VNR and FS tests helps in detecting defects that would otherwise stay undiscovered.
